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Abstract. Symbolic model checking of parallel programs stands and
falls with effective methods of dealing with the explosion of interleav-
ings. We propose a dynamic reduction technique to avoid unnecessary
interleavings. By extending Lipton’s original work with a notion of bisim-
ilarity, we accommodate dynamic transactions, and thereby reduce de-
pendence on the accuracy of static analysis, which is a severe bottleneck
in other reduction techniques.
The combination of symbolic model checking and dynamic reduction
techniques has proven to be challenging in the past. Our generic re-
duction theorem nonetheless enables us to derive an efficient symbolic
encoding, which we implemented for IC3 and BMC. The experiments
demonstrate the power of dynamic reduction on several case studies and
a large set of SVCOMP benchmarks.
1 Introduction
The rise of multi-threaded software—a consequence of a necessary technological
shift from ever higher frequencies to multi-core architectures—exacerbates the
challenge of verifying programs automatically. While automated software verifi-
cation has made impressive advances recently thanks to novel symbolic model
checking techniques, such as lazy abstraction [26,6], interpolation [33], and IC3
[9] for software [7,10], multi-threaded programs still pose a formidable challenge.
The effectiveness of model checking in the presence of concurrency is severely
limited by the state explosion caused through thread interleavings. Consequently,
techniques that avoid thread interleavings, such as partial order reduction (POR)
[38,41,19] or Lipton’s reduction [32], are crucial to the scalability of model check-
ing, while also benefitting other verification approaches [18,12,15].
These reduction techniques, however, rely heavily on the identification of
statements that are either independent or commute with the statements of all
other threads, i.e. those that are globally independent. For instance, the single-
action rule [31]—a primitive precursor of Lipton reduction—states that a sequen-
tial block of statements can be considered an atomic transaction if all but one of
∗
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the statements are globally independent. Inside an atomic block, all interleavings
of other threads can be discarded, thus yielding the reduction.
Identifying these globally independent statements requires non-local static
analyses. In the presence of pointers, arrays, and complicated branching struc-
tures, however, the results of an up-front static analysis are typically extremely
conservative, thus a severe bottleneck for good reduction.
Fig. 1 shows an example with two threads (T1 and T2). Let’s assume static
analysis can establish that pointers p and q never point to the same memory
throughout the program’s (parallel) execution. This means that statements in-
volving the pointers are globally independent, hence they globally commute, e.g.
an interleaving *p++; *q = 1 always yields the same result as *q = 1; *p++;.
Assuming that *p++; is also independent of the other statements from T2 (b =
2 and c = 3), we can reorder any trace of the parallel program to a trace where
*p++ and *q = 2 occur subsequently without affecting the resulting state. The
figure shows one example. Therefore, a syntactic transformation from *p++; *q
= 2 to atomic{*p++; *q = 2} is a valid static reduction.
Still, it is often hard to prove that pointers do not overlap throughout a pro-
gram’s execution. Moreover, in many cases, pointers might temporarily overlap
at some point in the execution. For instance, assume that initially p points to
the variable b. This means that statements b = 2 and *p++ no longer commute,
because b = 2; b++ yields a different result than b++; b = 2. Nevertheless, if b
= 2 already happened, then we can still swap instructions and achieve the reduc-
tion as shown in Fig. 1. Traditional, static reduction methods cannot distinguish
whether b = 2 already happened and yield no reduction. Sec. 2 provides various
other real-world examples of hard cases for static analysis.
In Sec. 4.2, we propose a dynamic reduction method that is still based on a
similar syntactic transformation. Instead of merely making sequences of state-
ments atomic, it introduces branches as shown in Fig. 1 (T1’). A dynamic com-
mutativity condition determines whether the branch with or without reduction
is taken. In our example, the condition checks whether the program counter of
T2 (pc T2) still points to the statement b = 2 (pc T2 == 1). In that case, no
reduction is performed, otherwise the branch with reduction is taken. In addition
to conditions on the program counters, we provide other heuristics comparing
pointer and array values dynamically.
1: *p++;
2: *q = 2;
(T1)
1: b = 2;
2: c = 3;
3: *q = 1;
(T2)
b = 2 *p++ c = 3 *q = 1 *q = 2
b = 2 c = 3 *p++ *q = 1 *q = 2
b = 2 c = 3 *q = 1 *p++ *q = 2
1: if (pc_T2 == 1){
2: *p++;
3: *q = 2;
} else { atomic{
4: *p++;
5: *q = 2; }}
(T1’)
Fig. 1: (Left) C code for threads T1 and T2. (Middle) Reordering (dotted lines) a multi-threaded
execution trace (T1’s actions are represented with straight arrows and T2’s with ‘dashed’ arrows).
(Right) The instrumented code for T1.
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(1, 1)
(2, 1) (2, 2)
b = 2
pc T2==1
(T1, T2)
(1, 2)
b = 2
(4, 2)
pc T2!=1
(else)
6=
Fig. 2: Loss of commutativity
4
2 3
*p++
∼=
5
*p++
∼=
Fig. 3: Bisimulation (T1)
The instrumented code (T1’) however poses one problem: the branching con-
dition no longer commutes with the statement that enables it. In this case, the
execution of b = 2 disables the condition, thus before executing b = 2, T1’ ends
up at Line 2, whereas after b = 2 it ends up at Line 4 (see Fig. 2). To remedy
this, we require in Sec. 4.3 that the instrumentation guarantees that the target
states in both branches are bisimilar. Fig. 3 shows that locations 2 and 4 of T1’
are bimilar, written 2 ∼= 4, which implies that any statement executable from
the one is also executable from the other ending again in a bisimilar location
(3 ∼= 5). As bisimularity is preserved under parallel composition (4, 2) ∼= (2, 2),
we can prove the correctness of our dynamic reduction method in Sec. A.
The benefit of our syntactic approach is that the technique can be combined
with symbolic model checking checking techniques (Sec. 5 provides an encoding
for our lean instrumentation). Thus far, symbolic model checkers only supported
more limited and static versions of reduction techniques as discussed in Sec. 7.
We implemented the dynamic reduction and encoding for LLVM bitcode,
mainly to enable support for C/C++ programs without dealing with their in-
tricate semantics (the increased instruction count of LLVM bitcode is mitigated
by the reduction). The encoded transition relation is then passed to the Vienna
Verification Tool (VVT) [24], which implements both BMC and IC3 algorithms
extended with abstractions [7]. Experimental evaluation shows that (Sec. 6) dy-
namic reduction can yield several orders of magnitude gains in verification times.
2 Motivating Examples
int *data = NULL;
void worker thread(int tid) {
c: if (data == NULL) {
d: int *tmp = read from disk(1024);
W: if (!CAS(&data, NULL, tmp)) free(tmp);
}
for (int i = 0; i < 512; i++)
R: process(data[i + tid * 512]);
}
int main () {
a: pthread create(worker thread, 0); // T1
b: pthread create(worker thread, 1); // T2
}
Fig. 4: Lazy initialization
Lazy initialization. We illus-
trate our method with the code
in Fig. 4. The main function
starts two threads executing the
worker thread function, which pro-
cesses the contents of data in the
for loop at the end of the function.
Using a common pattern, a worker
thread lazily delays the initializa-
tion of the global data pointer un-
til it is needed. It does this by read-
ing some content from disc and set-
ting the pointer atomically via a compare-and-swap operation (CAS) at label W
(whose semantics here is an atomic C-statement: if (data==NULL) { data =
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tmp; return 1; } else return 0;). If it fails (returns 0), the locally allocated
data is freed as the other thread has won the race.
The subsequent read access at label R is only reachable once data has been
initialized. Consequently, the write access at W cannot possibly interfere with the
read accesses at R, and the many interleavings caused by both threads executing
the for loop can safely be ignored by the model checker. This typical pattern is
however too complex for static analysis to efficiently identify, causing the model
checker to conservatively assume conflicting accesses, preventing any reduction.
Hash table. The code in Fig. 5 implements a lockless hash table (from [30])
inserting a value v by scanning the bucket array T starting from hash, the hash
value calculated from v. If an empty bucket is found (T[index]==E), then v
is atomically inserted using the CAS operation. If the bucket is not empty, the
operation checks whether the value was already inserted in the bucket (T[index]
== v). If that is not the case, then it probes the next bucket of T until either v
is found to be already in the table, or it is inserted in an empty slot, or the table
is full. This basic bucket search order is called a linear probe sequence.
A thread performing find-or-put(25), for instance, merely reads buckets
T[2] to T[5]. However, other threads might write an empty bucket, thus causing
interference. To show that these reads are independent, the static analysis would
have to demonstrate that the writes happen to different buckets. Normally this is
done via alias analysis that tries to identify the buckets that are written to (by the
CAS operation). However, because of the hashing and the probe sequence, such
an analysis can only conclude that all buckets may be written. So all operations
involving T will be classified as non-movers, also the reads. However if we look at
the state of individual buckets, it turns out that a common pattern is followed
using the CAS operation: a bucket is only written when it is empty, thereafter
it doesn’t change. In other words, when a bucket T[i] does not contain E, then
any operation on it is a read and consequently is independent.
int T[10] = {E,E,22,35,46,25,E,E,91,E};
int find-or-put(int v) {
int hash = v / 10;
for (int i = 0; i < 10; i++) {
int index = (i + hash) % 10;
if (CAS(&T[index], E, v)) {
return INSERTED;
} else if (T[index] == v)
return FOUND;
}
return TABLE_FULL;
}
int main() {
pthread_create(find-or-put, 25);
pthread_create(find-or-put, 42);
pthread_create(find-or-put, 78);
}
Fig. 5: Lockless hash table.
int x = 0, y = 0;
int *p1, *p2;
void worker(int *p) {
while (*p < 1024)
*p++;
}
int main(){
a: if (*)
b: { p1 = &x; p2 = &y; }
else
c: { p1 = &y; p2 = &x; }
pthread_create(worker, p1); // T1
pthread_create(worker, p2); // T2
pthread_join(t1);
pthread_join(t2);
return x+y;
}
Fig. 6: Load balancing.
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Load balancing. Fig. 6 shows a simplified example of a common pattern
in multi-threaded software; load balancing: The work to be done (counting to
2048) is split up between two threads (each of which counts to 1024). The work
assignment is represented by pointers p1 and p2, and a dynamic hand-off to
one of the two threads is simulated using non-determinism (the first if branch).
Static analysis cannot establish the fact that the partitions are independent,
because they are assigned dynamically. But because the pointer is unmodified
after assignment, its dereference commutes with that in other worker threads.
In Sec. 4, we show how the discussed operations in all three examples can
become dynamic movers, allowing for more reduction.
3 Preliminaries
A concurrent program consists of a finite number of sequential procedures, one
for each thread i. We model the syntax of each thread i by a control flow graph
(CFG) Gi = (Vi, δi) with δi ⊆ Vi × A × Vi and A being the set of actions, i.e.,
statements. Vi is a finite set of locations, and (l, α, l
′) ∈ δi are (CFG) edges. We
abbreviate the actions for a thread i with ∆i = {α | ∃l, l′ : (l, α, l′) ∈ δi)}.
i, j, k : Threads
a, b, x, y, p, p′ : Vars
c, c′, . . . : Vals
l, l′, l1, . . . : Vi
d, d′ : Data
pc, pc′, . . . : Locs
σ, σ′, . . . : S
αi : P(Data2)
DomainsA state of the concurrent system is composed of
(1) a location for each thread, i.e., a a tuple of thread
locations (the set Locs contains all such tuples), and
(2) a data valuation, i.e., a mapping from variables
(Vars) to data values (Vals). We take Data to be the
set of all data valuations. Hence, a state is a pair,
σ = (pc, d) where pc ∈ ∏iVi and d ∈ Data. The loca-
tions in each CFG actually correspond to the values
of the thread-local program counters for each thread.
In particular, the global locations correspond to the
global program counter pc being a tuple with pci ∈ Vi
the thread-local program counter for thread i. We use
pc[i := l] to denote pc[i := l]i = l and pc[i := l]j = pcj for all j 6= i.
Each possible action α semantically corresponds to a binary relation α ⊆
Data × Data representing the evolution of the data part of a state under the
transition labelled by α. We call α the transition relation of the statement α,
referring to both simply as α. We also use several simple statements from pro-
gramming languages, such as C, as actions.
The semantics of a concurrent program consisting of a finite number of
threads, each with CFG Gi = (Vi, δi), is a transition system with data (TS)
C = (S,→) with S = Locs × Data, Locs = ∏i Vi and →= ⋃i →i where →i is
given by (pc, d) →i (pc′, d′) for ∃α : pci = l ∧ (l, α, l′) ∈ δi ∧ (d, d′) ∈ α ∧ pc′ =
pc[i := l′]. We also write (pc, d) α→i (pc′, d′) for pci = l ∧ (l, α, l′) ∈ δi ∧ (d, d′) ∈
α ∧ pc′ = pc[i := l′]. Hence, the concurrent program is an asynchronous exe-
cution of the parallel composition of all its threads. Each step (transition) is a
local step of one of the threads. Each thread i has a unique initial location pc0,i,
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and hence the TS has one initial location pc0. Moreover, there is an initial data
valuation d0 as well. Hence, the initial state of a TS is σ0 , (pc0, d0).
Since we focus on preserving simple safety properties (e.g. assertions) in our
reduction, w.l.o.g., we require one sink location per thread lsink to represent
errors (it has no outgoing edges, no selfloop). Correspondingly, error states of a
TS are those in which at least one thread is in the error location.
In the following, we introduce additional notation for states and relations. Let
R ⊆ S×S and X ⊆ S. Then left restriction of R to X is X ‖R , R ∩ (X ×S)
and right restriction is R ‖X , R ∩ (S ×X). Finally, the complement of X is
denoted X , S \X (the universe of all states remains implicit in this notation).
Commutativity. We let R◦Q denote the sequential composition of two binary
relations R and Q, defined as: {(x, z) | ∃y : (x, y) ∈ R∧(y, z) ∈ Q} . Moreover, let:
R ./ Q , R ◦Q = Q ◦R (both-commute)
R
→
./ Q , R ◦Q ⊆ Q ◦R (R right commutes with Q)
R
←
./ Q , R ◦Q ⊇ Q ◦R (R left commutes with Q)
Illustrated graphically for transition relations, →i right commutes with →j iff
σ
σ′ σ′′
→
i
→j
⇒∀σ, σ′, σ′′ :
σ σ′′′
σ′′
→
i
→j
σ′
→
i
→j
∃σ′′′ : (1)
Conversely, →j left commutes with →i. The typical example of (both) commut-
ing operations α−→i and β−→i is when α and β access a disjoint set of variables.
Two operations may commute even if both access the same variables, e.g., if
both only read or both (atomically) increment/decrement the same variable.
Lipton Reduction. Lipton [32] devised a method that merges multiple se-
quential statements into one atomic operation, and thereby radically reducing
the number of states reachable from the initial state as Fig. 7 shows for a tran-
sition system composed of two (independent, thus commuting) threads.
a=
0;
1
x=1;
2
b=
2;
1
x=1;
2 a
=0
;
1
y=2;
2
b=
2;
1
y=2;
2
x=1;
2 a
=0
;
1
b=
2;
1
y=2;
2
a=
0;
b=
2;
x=1;y=2;
a=
0;
b=
2;
x=1;y=2;
a=
0;
1
x=1;
2
b=
2;
1
x=1;
2 a
=0
;
1
y=2;
2
b=
2;
1
y=2;
2
x=1;
2 a
=0
;
1
b=
2;
1
y=2;
2
Fig. 7: Example transition system composed of two independent threads (twice). Thick lines show
a Lipton reduced system (left) and a partial-order reduction (right).
6
Lipton called a transition
α→i a right/left mover if and only if it satisfies:
α→i→./
⋃
j 6=i
→j (right mover) α→i←./
⋃
j 6=i
→j (left mover)
Both-movers are transitions that are both left and right movers, whereas non-
movers are neither. The sequential composition of two movers is also a corre-
sponding mover, and vice versa. Moreover, one may always safely classify an
action as a non-mover, although having more movers yields better reductions.
Lipton reduction only preserves halting. We present Lamport’s [31] version,
which preserves safety properties such as ϕ: Any sequence α1−→i ◦ α2−→i ◦ · · · ◦
αn−1−−−→i ◦ αn−−→i can be reduced to a single transaction α−→i where α = α1; . . . ;αn
(i.e. a compound statement with the same local behavior), if for some 1 ≤ k < n:
L1. statements before αk are right movers, i.e.: α1−→i ◦ · · · ◦ αk−1−−−→i
→
./
⋃
j 6=i →j ,
L2. statements after αk are left movers, i.e.:
αk+1−−−→i ◦ · · · ◦ αn−−→i
←
./
⋃
j 6=i →j ,
L3. statements after α1 do not block, i.e.: ∀1 < x ≤ n, d : ∃d′ : (d, d′) ∈ αx, and
L4. ϕ is not disabled by α1−→i ◦ · · ·◦ αk−1−−−→i , nor enabled by αk+1−−−→i ◦ · · ·◦ αn−−→i .
The action αk might interact with other threads and therefore is called the
commit in the database terminology [36]. Actions preceding it are called pre-
commit actions and gather resources, such as locks. The remaining actions are
post-commit actions that (should) release these resources. We refer to pre(/post)-
commit transitions including source and target states as the pre(/post) phase.
4 Dynamic Reduction
The reduction outlined above depends on the identification of movers. And to
determine whether a statement is a mover, the analysis has to consider all other
statements in all other threads. Why is the definition of movers so strong? The
answer is that ‘movability’ has to be preserved in all future computations for the
reduction not to miss any relevant behavior.
(x, y)
(0, 0)
(0, 0) (0, 1)
(0, 2) (0, 1) (1, 1)
(0, 2) (1, 1)
(0, 1)
(1, 2)
(0, 2)
(2, 2)
(0, 1)
(1, 1)
1x
=0
;
2
y=1;
1
y=
2;
2
y=1;
1x
=0
;
2
x=y;
1
y=
2;
2
x=y; 1
x
=
0
;
2
y
=
1
;
2
x
=
y
;
1
y
=
2
;
2
x
=
y
;
1
y
=
2
;
x=
0;
y=
2;
y=1;x=y;
Fig. 8: Transition system of
x:=0−−−→1 y:=2−−−→1 ‖ y:=1−−−→2 x:=y−−−→2 .
Thick lines show an incorrect re-
duction, missing (2, 2) and (1, 2).
For instance, consider the system composed of
x=0; y=2 and y=1; x=y with initial state σ0 =
(pc0, d0), d0 = (x = 0, y = 0) and pc0 = (1, 1) us-
ing line numbers as program counters. Fig. 8 shows
the TS of this system, from which we can derive
that x:=0 and y:=1 do not commute except in the
initial state (see the diamond structure of the top
3 and the middle state). Now assume, we have a
dynamic version of Lipton reduction that allows
us to apply the reduction atomic{x=0; y=2;} and
atomic{y=1; x=y;}, but only in the initial state
where both x=0 and y=1 commute. The resulting
reduced system, as shown with bold arrows, now
discards various states. Clearly, a safety property
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such as ¬(x = 1 ∧ y = 2) is not preserved anymore by such a reduction, even
though x=0 and y=1 never disable the property (L4 in Sec. 3 holds).
The mover definition comparing all behaviors of all other threads is thus
merely a way to (over)estimate the computational future. But we can do better,
without precisely calculating the future computations (which would indulge in
a task that the reduction is trying to avoid in the first place). For example,
unreachable code should not negatively impact movability of statements in the
entire program. By the same line of reasoning, we can conclude that lazy ini-
tialization procedures (e.g. Fig. 4) should not eliminate movers in the remainder
of the program. Intuitively, one can run the program until after initialization,
then remove the initialization procedure and restart the verification using that
state as the new initial state. Similarly, reading unchanging buckets in the hash
table of Fig. 5 should not cause interference and dynamically assigned, yet dis-
joint, pointers still do not overlap, so these bucket reads and pointer dereferences
could also become movers after initialization. The current section provides dy-
namic notion of movability and a generalized reduction theorem that can use
this new notion. Proofs of all lemmas and theorems can be found in Sec. A.
4.1 Dynamic Movers
Recall from the example of Fig. 1 that we introduce branches in order to guide
the dynamic reductions. This section formalizes the concept of a dynamic both-
moving condition, guarding these branches. We only consider both movers for
ease of explanation. Nonetheless, Sec. A considers left and right movers.
Definition 1 (Dynamic both-moving conditions).
A state predicate (a subset of states) cα is a dynamic both-moving condition for
a CFG edge (l, α, l′) ∈ δi, if for all j 6= i: (cα ‖ α−→ i ) ./ (cα ‖ −→ j ) and both
α−→ i , −→ j preserve cα = true, i.e. cα ‖−→ j ‖cα = cα ‖ α−→ i ‖cα = ∅.
One key property of a dynamic both-moving condition for α ∈ ∆i is its
monotonicity: In the transition system, the condition cα can be enabled by re-
mote threads (j 6= i), but never disabled. While the definition allows us to define
many practical heuristics, we have identified the following both-moving condi-
tions as useful. When these fail, cα := false can be taken to designate α as a
non-mover statically. Although our heuristics still rely on static analysis, the
required information is easier to establish (e.g. with basic control-flow analysis
and the identification of CAS instructions) than for the global mover condition.
Reachability As in Fig. 4, interfering actions, such as the write at label W,
may become unreachable once a certain program location has been reached.
The dynamic condition for the read α , process(data[i + tid * 512])i
therefore becomes: cα :=
∧
j 6=i
∧
l∈L(j) pcj 6= l, where L(j) is the set of all
locations in Vj that can reach the location with label W in Vj . For example,
for thread T1 we obtain cα := pc T2 != a,b,c,d,W (abbreviated).
Deriving this condition merely requires a simple reachability check on the CFG.
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Static pointer dereference If pointers are not modified in the future, then
their dereferences commute if they point to different memory locations.
For thread T1 in the pointer example in Fig. 6, we obtain cα := p1 != p2 &&
pc T2 != a,b,c (here *p++ is the pointer dereference with p = p1).
Monotonic atomic A CAS instruction CAS(p, a, b) is monotonic, if its ex-
pected value a is never equal to the value b that it tries to write. Assuming
that no other instructions write to the location where p refers to, this means
that once it is set to b, it never changes again.
In the hash table example in Fig. 5, there is only a CAS instruction writing
to the array T. The dynamic moving condition is: cα := T[index] != E.
Lemma 1. The above conditions are dynamic both-moving conditions.
4.2 Instrumentation
Fig. 1 demonstrated how our instrumentation adds branches to dynamically
implement the basic single-action rule. Lipton reduction however distinguishes
between pre- and post-commit phases. Here, we provide an instrumentation that
satisfies the constraints on these phases (see L1–L4 in Sec. 3). Roughly, we
transform each CFG Gi = (Vi, δi) into an instrumented G
′
i , (V ′i , δ′i) as follows:
1. Replicate all la ∈ Vi to new locations in V ′i =
{
lNa , l
R
a , l
L
a , l
R′
a , l
L′
a | la ∈ Vi
}
:
Respectively, there are external, pre-, and post- locations, plus two auxiliary
pre- and post- locations for along branches.
2. Add edges/branches with dynamic moving conditions according to Table 1.
The rules in Table 1 precisely describe the instrumented edges in G′i: for
each graph part in the original Gi (middle column), the resulting parts of G
′
i
are shown (right column). As no non-movers are allowed in the post phase, R4
only checks the dynamic moving condition for all outgoing transitions of a post-
location lLa . If it fails, the branch goes to an external location l
N
a from where the
Table 1: The CFG instrumentation
Gi , (Vi, δi) V ′i , δ′ in G′i (pictured)
R1 ∀ (la, α, lb) ∈ δi : lNa
lRb
lLb
cα ‖α
¬cα ‖α
R2 ∀ (la, α, lb) ∈ δi : lR′a
lRb
lLb
cα ‖α
¬cα ‖α
R3 ∀la ∈ Vi : lRa lR′a
true
R4 ∀la ∈ Vi \ LFS i : lLa
lL
′
a
lNa
c(la)
¬c(la)
with c(la) ,∧
(la,α,lb)∈δi cα
R5 ∀ (la, α, lb) ∈ δi, la ∈ Vi \ LFS i : lL′a lLb
α
R6 ∀la ∈ LFS i : lLa lNa
true
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actual action can be executed (R1). If it succeeds, then the action commutes
and can safely be executed while remaining in the post phase (R5). We do this
from an intermediary post location lL
′
a . Since transitions α thus need to be split
up into two steps in the post phase, dummy steps need to be introduced in the
pre phase (R1 and R2) to match this (R3), otherwise we lose bisimilarity (see
subsequent subsection). As an intermediary pre location, we use lR
′
a .
All new paths in the instrumented G′i adhere to the pattern:
lN1
α1−→ lR2 . . . lRk αk−−→ lLk+1 . . . lLn αn−−→ lNn+1. Moreover, using the notion of location
feedback sets (LFS) defined in Def. 2, R4 and R6 ensure that all cycles in the
post phase contain an external state. This is because our reduction theorem (in-
troduced later) allows non-terminating transactions as long as they remain in
the pre-commit phase (it thus generalizes L3). Fig. 9 shows a simple example
CFG with its instrumentation. The subsequent reduction will completely hide
the internal states, avoiding exponential blowup in the TS (see Sec. 4.3).
Definition 2 (LFS). A location feedback set (LFS) for thread i is a subset
LFS i ⊆ Vi such that for each cycle C = l1, .., ln, l1 in Gi it holds that LFS i ∩ C 6= ∅.
The corresponding (state) feedback set (FS) is: Ci , {(pc, d) | pci ∈ LFS i)}.
Corollary 1 ([29]).
⋃
i Ci is a feedback set in the TS.
The instrumentation yields the following 3/4-partition of states for all threads i:
Ei ,
{
(pc, d) | pci ∈ {lNsink, lRsink, lLsink}
}
(Error) (2)
Ri ,
{
(pc, d) | pci ∈ {lR, lR
′}} \ Ei (Pre-commit) (3)
Li ,
{
(pc, d) | pci ∈ {lL, lL
′}} \ Ei (Post-commit) (4)
Fi ,
{
(pc, d) | pci ∈ {lN}
} \ Ei (Ext./non-error) (5)
Ni , Fi unionmulti Ei (External) (6)
l2
l1
α β lN2l
N
1 l
L
2l
L
1 l
L′
2l
L′
1 l
R
2l
R
1 l
R′
2l
R′
1
c
α ‖α
¬cα
‖α
cα
‖α
¬cα
‖α
cβ ‖β
¬cβ ‖β
cβ
‖β
¬cβ
‖β
truetrue c(l2)¬c(l2)
α
β
true
Fig. 9: Instrumentation (right) of a 2-location CFG (left) with LFS = {l1}.
10
The new initial state is (pc′0, d0), with ∀i : pc′0,i = lN0,i. Let Locs′ ,
∏
i V
′
i and
C ′ , (Locs′×Data,→′) be the transition system of the instrumented CFG. The
instrumentation preserves the behavior of the original system:
Lemma 2. An error state is →-reachable in the original system iff an error
state is →′-reachable in the instrumented system.
Recall the situation illustrated in Fig. 3 within the example in Fig. 1. Rules
R1, R2, and R4 of our instrumentation in Table 1 give rise to a similar problem
as illustrated in the following.
σ1
σ2 σ3→j
c
α
‖α
−−−→
i
σ4
σ′3
→j
¬
c
α ‖α−−−−→
i
l
L
a l
R
a
l
L
a
6=
σ1 σ2→j
σ4
¬
c
(la
)
−−−−→
i
σ′3→j σ3
c(la )
−−−→i
l
L
a
l
N
a
l
L
a
l
L′
a
l
N
a 6=
Hence, our instrumentation introduces non-movers. Nevertheless, we can
prove that the target states are bisimilar. This enables us to introduce a weaker
notion of commutativity up to bisimilarity which effectively will enable a reduc-
tion along one branch (where reduction was not originally possible). The details
of the reduction are presented in the following section. We emphasize that our
implementation does not introduce any unnecessary non-movers.
4.3 Reduction
We now formally define the notion of thread bisimulation required for the re-
duction, as well as commutativity up to bisimilarity.
Definition 3 (thread bisimulation). An equivalence relation R on the states
of a TS (S,→) is a thread bisimulation iff
σ
σ′
σ1
R
→i σ
σ′
σ1
R
→i
σ′1→i
R⇒ ∃σ′1 :∀σ, σ′, σ1, i :
Standard bisimulation [34,37] is an equivalence relation R which satisfies the
property from Def. 3 when the indexes i of the transitions are removed. Hence,
in a thread bisimulation, in contrast to standard bisimulation, the transitions
performed by thread i will be matched by transitions performed by the same
thread i. As we only make use of thread bisimulations, we will often refer to
them simply as bisimulations.
Definition 4 (commutativity up to bisimulation). Let R be a thread bisim-
ulation on a TS (S,→). The right and left commutativity up to R of the transition
relation →i with →j, notation →i→./R→j /→i←./R→j are defined as follows.
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→i→./R→j ⇐⇒ →i←./R→j ⇐⇒
σ1
σ2 σ3→j
→
i
σ1
σ2 σ3→j
→
i⇒ ∃σ′3, σ4 :
σ4→j
σ′3
→
i
(σ3, σ
′
3) ∈ R
σ1 σ2
σ3
→
j
→i σ1 σ2
σ3
→
j
→i
σ4
→
j
σ′3→i
⇒ ∃σ′3, σ4 :
(σ3, σ
′
3) ∈ R
Our reduction works on parallel transaction systems (PT ), a specialized TS.
While its definition (Def. 5) looks complicated, most rules are concerned with
ensuring that all paths in the underlying TS form transactions, i.e. that they
conform to the pattern σ1 α1−→ σ2 . . .σk αk−−→ σk+1 . . .σn αn−−→ σn+1, where αk is the
non-mover, etc. We have from the perspective of thread i that: σ1 and σn+1 are
external, ∀1 < x ≤ k : σx pre-commit, and ∀k < x ≤ n : σx post-commit states.
The rest of the conditions ensure bisimilarity and constrain error locations.
The reduction theorem, Th. 1, then tells us that reachability of error states is
preserved (and reflected) if we consider only PT -paths between globally external
states N . The reduction thus removes all internal states I where I , ⋃i Ii and
Ii , Li ∪Ri (at least one internal phase).
Definition 5 (transaction system). A parallel transaction system PT is a
transition system TS = (S,→) whose states are partitioned in three sets of phases
and error states in one of the phases, for each thread i. For each thread i, there
exists a thread bisimulation relation ∼=i. Additionally, the following properties
hold (for all i, all j 6= i):
1. S = Ri unionmulti Li unionmultiNi and Ni = Ei unionmulti Fi (the 3/4-partition)
2. ∀σ ∈ Li : ∃σ′ ∈ Ni : σ →+i σ′ (post phases terminate)
3. →i⊆ L2j ∪R2j ∪ E2j ∪ F2j (i preserves j’s phase)
4. Ei ‖→i ‖Ei = ∅ (local transitions preserve errors)
5. Li ‖→i ‖Ri = ∅ ((locally) post does not reach pre)
6. ∼=i⊆ E2i ∪ Ei
2
(bisimulation preserves (non)errors)
7. ∼=i⊆ L2j ∪R2j ∪ E2j ∪ F2j (∼=i entails j-phase-equality)
8. (→i ‖Ri) →./{j}→j (i to pre right commutes up to ∼=j with j)
9. (Li ‖→i) ←./{i,j}→j (i from post left commutes up to ∼={i,j} with j)
In item 8 and item 9,
→
./Z and
←
./Z (for a set of threads Z) are short notations
for
→
./∼=Z and
←
./∼=Z , respectively, with ∼=Z being the transitive closure of the union
of all ∼=i for i ∈ Z.
Theorem 1. The block-reduced transition relation  of a parallel transaction
system PT = (S,→) is defined in two steps:
↪→i , Nj 6=i ‖→i (i only transits when all j are in external)
 i , Ni ‖(↪→i ‖Ni)∗ ↪→i ‖Ni (block steps skip internal states Ni)
Let  ,
⋃
i  i, N ,
⋂
iNi and E ,
⋃
i Ei. We have p →∗ q for p ∈ N and
q ∈ E if and only if p ∗ q′ for q′ ∈ E.
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Our instrumentation from Table 1 in Sec. 4.2 indeed gives rise to a PT
(Lemma 3) with the state partitioning from (Eq. 2–6). The following equiva-
lence relation ∼i over locations becomes the needed bisimulation ∼=i when lifted
to states. (The locations in the rightmost column of Table 1 are intentionally
positioned such that vertically aligned locations are bisimilar.)
∼i,
{
(lX , lY ) | l ∈ Vi ∧X,Y ∈ {L,R}
} ∪ {(lX , lY ) | l ∈ Vi ∧X,Y ∈ {N,R′, L′}}
∼=i,
{
((pc,d),(pc′,d′))|d=d′ ∧ pci∼i pc′i ∧ ∀j 6= i :pcj=pc′j
}
The dynamic both-moving condition in Def. 1 is sufficient to prove (item 8–9).
The LFS notion in Def. 2 is sufficient to prove post-phase termination (item 2).
Lemma 3. The instrumented TS C ′ = (Locs′ × Data,→′) is a PT .
All of the apparent exponential blowup of the added phases (5|Threads|) is
hidden by the reduction as  only reveals external states N , ⋂iNi (note
that S = IunionmultiN ) and there is only one instrumented external location (replicated
sinks can be eliminated easily with a more verbose instrumentation).
5 Block Encoding of Transition Relations
We implement the reduction by encoding a transition relation for symbolic model
checking. Transitions encoded as SMT formulas may not contain cycles. Al-
though our instrumentation conservatively eliminates cycles in the post-commit
phase of transactions with external states, cycles (without external locations) can
still occur in the pre-phase. To break these remaining cycles, we use a refined
location feedback set LFS ′i of the instrumented CFG without external locations
G′i \
{
lN ∈ V ′i
}
(this also removes edges incident to external locations).
Now, we can construct a new block-reduced relation . It resembles the
definition of  in Th. 1, except for the fact that the execution of thread i can
be interrupted in an internal state C′i (LFS ′i lifted to states) in order to break
the remaining cycles.
,
⋃
i
i , where i, Xi ‖(↪→i ‖Xi)∗ ↪→i ‖Xi with Xi ,Ni ∪ C′i
Here, the use of ↪→i (from Th. 1) warrants that only thread i can transit from
the newly exposed internal states C′i ⊆ Nj 6=i. Therefore, by carefully selecting
the exposed locations of C′i, e.g. only lRa , the overhead is limited to a factor two.
To encode , we identify blocks of paths that start and end in external or
LFS locations, but do not traverse external or LFS locations and encode them
using large blocks [5]. This automatically takes care of disallowing intermediate
states, except for the states C′i exposed by the breaking of cycles. At the corre-
sponding locations, we thus add constraints to the scheduler encoding to only
allow the current thread to execute. To support pthreads constructs, such as
locks and thread management, we use similar scheduling mechanisms.
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6 Experiments
We implemented the encoding with dynamic reduction in the Vienna Verifica-
tion Tool (VVT) [24,23]. VVT implements CTIGAR [7], an IC3 [9] algorithm
with predicate-abstraction, and bounded model checking (BMC) [25]. VVT came
fourth in the concurrency category of SVComp 2016 [3] the first year it partici-
pated, only surpassed by tools based on BMC or symbolic simulation.
We evaluated our dynamic reductions on the running examples and compared
the running time of the following configurations:
– BMC with all dynamic reductions (BMC-dyn in the graphs);
– BMC with only static reductions and phase variables from [17] (BMC-phase);
– IC3 with all dynamic reductions (IC3-dyn); and
– IC3 with only static reductions and phase variables from [17] (IC3-phase).
We used a time limit of one hour for each run and ran each instance 4 times to
even out results of non-determinism. Variation over the 4 runs was insignificant,
so we omit plotting it. Missing values in the graphs indicate a timeout.
Hashtable. The lockless hash table of Fig. 5 is used together with the mono-
tonic atomic heuristic in three experiments:
1. Each thread inserts one element into an empty hash table. The verification
condition is that all inserted elements are present in the hash table after all
threads have finished executing. We can see in Fig. 10a that the dynamic re-
duction benefits neither BMC nor IC3. This is because every thread changes
the hash table thus forcing an exploration of all interleavings.
The overhead of using dynamic reductions, while significant in the BMC
case, seems to be non-existent in IC3.
2. Every thread attempts to insert an already-present element into the hash
table. The verification condition is that every find-or-put operation reports
that the element is already present.
Since a successful lookup operation doesn’t change the hash table, the dy-
namic reduction now takes full effect: While the static reduction can only
verify two threads for BMC and four for IC3, the dynamic reduction can
handle six threads for BMC and more than seven for IC3.
3. Since both of the previous cases can be considered corner-cases (the hash
table being either empty or full), this configuration has half of the threads
inserting values already present while the other half insert new values.
While the difference between static and dynamic reductions is not as extreme
as before, we can still see that we profit from dynamic reductions, being able
to verify two more threads in the IC3 case.
Dynamic locking. To study the effect of lock pointer analysis, we use a bench-
mark in which multiple threads use a common lock to access two global vari-
ables. The single lock these threads use is randomly picked from a set of locks
at the beginning of the program. Each thread writes the same value four times
to both global variables. Because all threads use the same lock, after all threads
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Fig. 10: Hash table and dynamic locking benchmark results
terminate, the value of both global variables must be the same, which is the
verification condition. We use our static pointer heuristic to determine that all
global variable accesses are protected by the same lock, potentially allowing the
critical section to become a single transaction. Fig. 10d shows that the dynamic
reduction indeed kicks in and benefits both IC3 and BMC.
Load balancing. We use the load-balancing example (Fig. 6). It relies on the
static pointer heuristic. We verified that the computed sum of the counters is
indeed the expected result. Our experiment revealed that dynamic reductions
reduce the runtime from 15 minutes to 97 seconds for two threads already.
SVComp. We also ran our IC3 implementation on the pthread-ext and
pthread-atomic categories of the software verification competition (SVComp)
benchmarks [4,2]. In instances with an unbounded number of threads, we intro-
duced a limit of three threads. To check the effect of different reduction-strategies
on the verification time, we tested the following reductions:
dyn: Dynamic with all heuristics from Table 2.
15
dyn
1 10 1000
96.36% 93.70%
1 10 1000
1
10
10
00
646.08%
1
10
10
00
l
l
l
l
l
l
l
lll
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
ll
l
ll
l
l
l
l
l
l
l
ll
l
l
phase 97.24% 670.51%
l
l
l
l
l
l
l
l
l
ll
l
ll
l
l
l
l
ll
l
l
l
l
l
l
l
ll
l
l
ll
l
l
l
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
l
l
l
ll
l
l
l
l
l
l
l
l
l
l l
l
l
l
l
l
ll
l
l
lll
l
l
l
l
l
l
l
l
static
1
10
10
00
689.54%
1 10 1000
1
10
10
00
l
l
l l ll l
l
lll
l
l
l
l
l
l
l
l ll
l
l
l
l
ll
l
l
l
l
l
ll
l ll
l
l
l
l l ll l
l
ll
l
l
ll
l
l
l
l
l l ll l
l
l
l
ll
l
l
l
l
ll
ll
ll
l
1 10 1000
l
l
l l l ll l
l
lll
l
ll
l
l
l
l
l l ll
l
l
l
ll
l
l
l
l
l
ll
l ll
l
nored
Fig. 11: Scatterplots comparing runtimes for all combinations of reduction variants on SVComp
benchmarks. The upper half shows relative accumulated runtimes for these combinations.
phase: Dynamic phases only (equal to [17]).
static: Static (as in Sec. 3).
nored : No reduction, all interleavings considered.
Fig. 11 shows that static Lipton reduction yields an average six-fold decrease
in runtime when compared to no reduction. Enabling the various dynamic im-
provements (dyn, phase) does not show improvement over the static case (static),
since most of the benchmarks are either too small or do not have opportunities
for reductions, but also not much overhead (up to 7%). Comparing the nored
case with the other cases shows the benefit of removing intermediate states.
7 Related Work
Lipton’s reduction was refined multiple times [31,20,13,11,40]. It has recently
been applied in the context of compositional verification [39]. Qadeer and Flana-
gan proposed reductions with dynamic phases [17] using phase variables to iden-
tify internal and external states and also provided a dynamic solution for de-
termining locked regions. Their approach, however, does not solve the exam-
ples featured in the current paper and also relies on a specialized deductions
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incompatible with IC3. Moreover, in [17], the phases of target locations of non-
deterministic conditions are required to agree. This restriction is not present in
our encoding.
Grumberg et al. [21] present underapproximation-widening, which iteratively
refines an under-approximated encoding of the system. In their implementation,
interleavings are constrained to achieve the under-approximation. Because re-
finement is done based on verification proofs, irrelevant interleavings will never
be considered. The technique currently only supports BMC and the implemen-
tation is not available, so we did not compare against it.
Kahlon et al. [27] extend the dynamic solution of [17], by supporting a strictly
more general set of lock patterns. They incorporate the transactions into the
stubborn set POR method [42] and encode these in the transition relation in
similar fashion as in [1]. Unlike ours, their technique does not support other
constructs than locks.
While in fact it is sufficient for item 2 of Def. 5 to pinpoint a single state
in each bottom SCC of the CFG, we use feedback sets because the encoding
in Sec. 5 also requires them. Moreover, we take a syntactical definition for ease
of explanation. Semantic heuristics for better feedback sets can be found in [29]
and can easily be supported via state predicates. (Further optimizations are pos-
sible [29].) Obtaining the smallest (vertex) LFS is an NP-complete problem well
known in graph theory [8]. As CFGs are simple graphs, estimations via basic DFS
suffice. (In POR, similar approaches are used for the ignoring problem [43,35].)
Elmas et al. [15] propose dynamic reductions for type systems, where the
invariant is used to weaken the mover definition. The over-approximations per-
formed in IC3, however, decrease the effectiveness of such approaches.
In POR, similar techniques have been employed in [14] and the earlier-
mentioned necessary enabling sets of [19,41]. Completely dynamic approaches
exist [16], but symbolic versions remain highly static [1]. Notable exceptions are
peephole and monotonic POR by Wang et al. [44,28]. Like sleep sets [19], how-
ever, these only reduce the number of transitions—not states—which is crucial
in e.g. IC3 to cut counterexamples to induction [9]. Cartesian POR [22] is a
dynamic form of Lipton reduction for explicit-state model checking.
8 Conclusions
Our work provides a novel dynamic reduction for symbolic software model check-
ing. To accomplish this, we presented a reduction theorem generalized with
bisimulation, facilitating various dynamic instrumentations as our heuristics
show. We demonstrated its effectiveness with an encoding used by the BMC
and IC3 algorithms in VVT.
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A Dynamic Reduction
The current appendix provides proofs for Sec. 4. Some definitions presented
here are more general in that they support both dynamic right and left movers,
whereas Sec. 4 only considers dynamic both movers for ease of explanation. The
instrumentation is consequently also adapted to support dynamic left and right
movers. Moreover, Def. 5 is decomposed into Def. 6, Def. 7 and Def. 11 in order
to introduce these concepts in a top-down, incremental fashion. Several lemmas
are proved along the way, to finally conclude soundness and completeness of the
axiomatized reduction in Th. 4.
Lemma 2 goes on to show that our instrumentation preserves errors. And,
Lemma 3 shows that it fulfills the reduction axioms. So the instrumentation can
be used as a valid basis for obtaining reductions.
The inspiration for our reduction theorem comes from [17], which in turn is
based on a string of earlier works (see Sec. 7). Its generalization with bisimulation
is necessary to accommodate the dynamic behavior of movers, which causes
entire atomic sections to “switch phase” as explained in Sec. 4.3.
Definition 6 (phase-annotated transition system).
A parallel phase-annotated transition system PTTS is a transition system TS =
(S,→) with a (parallel) transition relation →= ⋃i →i whose states are parti-
tioned in three sets (of phases), for each thread i, and for all threads i there
exists a thread bisimulation ∼=i. Additionally, we require the following properties
(for all i and all j 6= i):
1. S = Ri unionmulti Li unionmultiNi (the 3-partition)
2. →i ∩ →j= ∅ (i’s and j’s transitions are disjoint)
3. →i⊆ L2j ∪R2j ∪N 2j (i preserves j’s phase)
4. ∼=i⊆ L2j ∪R2j ∪N 2j (∼=i preserves phase-equality for j)
Note that all transitions in a parallel phase-annotated transition system are
distinguishable, i.e., can be assigned to unique threads performing them (due to
the parallel transition relation property and item 2). We will apply this feature
silently and assign threads to steps in paths whenever needed.
We next define equivalence relations ∼=X for X ⊆ Threads and let ∼=,∼=Threads. We put
∼=X=
(⋃
i∈X
∼=i
)∗
.
Hence, ∼=X is the equivalence closure of the union of all ∼=i. Note that (1)∼={i}=∼=i, and (2) ∼=X⊆ L2j ∪ R2j ∪ N 2j for all j /∈ X. The following properties
are immediate.
Corollary 2. The relation ∼=X is a thread bisimulation. As a consequence, it is
also a standard bisimulation of (S,→).
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Corollary 3. For any path starting in σ, if σ′ is such that σ′ ∼=X σ for X ⊆
Threads, then there is a (bisimilar) path from σ′ where the same threads transit
in the same order.
Corollary 4. For a path σ1 → σ2 → . . ., let the phase trace for i be a sequence
X1, X2, . . . with Xx = R ⇔ σx ∈ Ri, etc. Bisimilar states σ ∼=X σ′ have equal
phase traces for all i such that i /∈ X.
Let NT ,
⋂
i∈T Ni and N = NThreads.
Definition 7 (parallel transaction system). A parallel transaction system
TSTS is a phase-annotated transition system PTTS , (S,→) s.t. for all i and
all j 6= i:
1. Li ‖→i ‖Ri = ∅ ((locally) post does not reach pre)
2. (→i ‖Ri) →./j→j (i to pre right commutes up to j with j)
3. (Li ‖→i) ←./{i,j}→j (i from post left commutes up to {i, j} with j)
4. ∀σ ∈ Li : ∃σ′ ∈ Ni : σ →+i σ′ (post phases terminate)
The transaction relation is ↪→= ⋃i ↪→i with
↪→i, Nj 6=i ‖→i (i only transits when all j are in external).
Th. 2 shows that for all paths in a transaction system there also exists a
bisimilar transaction path (↪→). This enables reduction by removing interleav-
ings. But first, we prove several intermediate lemmas, before we can introduce
the error states used in the theorem to connect divergent paths between the two
transition relations.
The above definition differs on some key points from that of Flanagan and
Qadeer: Most importantly, it lifts the commutativity condition from the phase
change. This means that while transitions should still commute, their phase
change might not, crucially enabling the dynamic instrumentation. To preserve
correctness while allowing phase changes when moving transitions, the system
is constructed in such a way that these phase-unequal states are still bisimilar
as the above corollaries demonstrate.
A.1 Incomplete Transaction Paths
To reason over (transaction) paths where some threads are still in the middle of
their transaction (open), we introduce the notion of open transaction sequences
(ots). An ots consists of two concatenated subpaths: The first (called cts) has
only transactions in committed form (ending in post-commit or external phase),
while the second (called uts) only contains uncommitted transitions (ending in
the pre-commit phase). For example, the phase trace for 3 different threads of
the same path could look like:
1: NNNRRLLLNRRLLLLLLNNNNNNNNNNnRRRRRR
2: NNNNNNNNNNNNNNNNNNRRRRRLLLLnNNNNRR
3: NLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL
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Here the small letters indicate phases of states that are part of both the cts
(where it is the last state of the cts) and the uts (the first state). We start with
a definition of the uts, as it is easier to understand. We also prove two lemmas
that are needed for correctness of the reduction in Sec. A.2.
Definition 8 (Uncommitted transaction sequence (uts)).
A uts under a set of threads T is a sequence of transactions
q = q1 →+ψ(1) q2 →+ψ(2) . . .→+ψ(l) ql+1
(where l ≥ 0 and ψ is a mapping from indices to threads) such that for all
1 ≤ i ≤ l, we have
qi = qi,1 →ψ(i) . . .→ψ(i) qi,xi = qi+1
with
1. ψ(i) ∈ T and q1 ∈ NT ,
2. qi,1 ∈ Nψ(i), and
3. qi,2, . . . , qi,xi ∈ Rψ(i).
Corollary 5. For every uts as defined in Def. 8 it holds that
∀i, j ∈ {1, . . . , l} : i 6= j ⇒ ψ(i) 6= ψ(j) .
Corollary 6. Every uts q1 →+ψ(1) q2 →+ψ(2) . . . →+ψ(l) ql+1 under T can be split
at an arbitrary index 1 ≤ k ≤ l + 1 into two uts’s:
q1 →+ψ(1) . . .→+ψ(k−1) qk , a uts under T , and
qk →+ψ(k) . . .→+ψ(l) ql+1 , a uts under {i ∈ T | qk ∈ Ni}.
Lemma 4. Given a uts q1 →+ψ(1) q2 →+ψ(2) . . .→+ψ(l) ql+1 under Tu , range(ψ)
and a transition ql+1 →i q with i 6∈ Tu, then there exists a transition q1 →i q′
and a uts q′ = q′1 →+ψ(1) q′2 →+ψ(2) . . .→+ψ(l) q′l+1 under Tu such that q′l+1 ∼={i} q.
Illustratively:
q1
q′1 q
′
2 q
′
l q
′
l+1
→
i
→+ψ(1) . . . →+ψ(l)
q2 ql ql+1→+ψ(1) . . . →+ψ(l)
⇐ q
→i
∼={i
}
uts
uts
Proof. The proof proceeds by nested induction over the transaction blocks in
the uts and the steps inside each block.
The outer induction is performed over the length l (i.e., the number of trans-
actions) of the uts.
– Base case (l = 0): Choose q′1 = q
′
l+1 = q
′, which is trivially a uts of length 0.
Furthermore, q′l+1 ∼= q.
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– Induction hypothesis (IH): Suppose that the lemma holds for the sequence
q1 →+ψ(1) q2 →+ψ(2) . . .→+ψ(l−1) ql →i q
(or q1(→+)l−1ql →i q, for short).
– Inductive case: Using the induction hypothesis for the uts q1(→+)l−1ql of
length l − 1, we show that the lemma must hold equally for a sequence
q1(→+)l−1ql →+ψ(l) ql+1︸ ︷︷ ︸
uts
→i q′
(where also ψ(l) 6= i).
Let j , ψ(l) be the last thread executing before i. We thus have (gray parts
are the proof obligation):
q1
q′1 q
′
2 q
′
l−1 q
′
l q
′
l+1
→
i
→+ψ(1) . . . →+ψ(l−1) →+j
q2 ql−1 ql ql+1→+ψ(1) . . . →+ψ(l−1) →+j
⇐ q
→
i
∼={i}
q′
∼={i}
→
i
uts
uts
The nested induction is over the steps in the transaction →+j . By induc-
tion over the length m of the path ql = ql,1 →j . . . →j ql,m = ql+1 with
ql,2, . . . , ql,m ∈ Rj , we show that there is a path ql,1 →i q′l,1 →j . . .→j q′l,m
with q′l,2, . . . , q
′
l,m ∈ Rj and q′l,m ∼=i q′, if there is a transition ql,m →i q′:
ql,1
q′l,1 q
′
l,2 q
′
l,m−1 q
′
l,m
→
i
→j . . . →j
ql,2 ql,m−1 ql,m→j . . . →j
⇐ q′
→
i
∼={i}
∈ Rj
∈ Rj
• Base case (m = 2 and ql,1 →j ql,m →i q′): By item 2 of the definition
of transaction systems (Def. 7), we obtain ql,1 →i q′l,1 →j q′l,2 with
q′l,2 ∼={i} q′ and q′l,2 ∈ Rj .
• Induction hypothesis (IH2): Assume that the hypothesis holds for (m−
1) > 0.
• Induction step: We show that our claim holds for a path up to m ending
with: ql,m−1 →j ql,m →i q′ with ql,m ∈ Rj . By item 2 of Def. 7, we obtain
ql,m−1 →i q′l,m−1 →j q′l,m with q′l,m ∼={i} q′ and q′l,m ∈ Rj . We then apply
IH2 on the path of length m− 1 to obtain a path ql,1 →i q′l,1 →j . . .→j
q′l,m−2 →j q′′l,m−1 with q′l,2, . . . , q′l,m−1 ∈ Rj and q′′l,m−1 ∼={i} q′l,m−1. This
implies q′′l,m−1 →j q′′l,m with q′l,m ∼={i} q′′l,m (since ∼={i} is a bisimulation
relation). Since ∼={i} preserves the phase of other threads, it follows that
q′′l,m ∈ Rj from q′l,m ∈ Rj .
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ql,m−2 ql,m−1 ql,m. . . →j →j
q′l,m−2 q
′
l,m−1
q′′l,m−1 q
′′
l,m
q′l,m. . .
→
j
→j
→j
→
i
→
i
q
→
i
∼ = {
i}
∼ = {
i}
∼={i}
∈ Rj
∈ Rj
∈ Rj
Rj 3 ∈ Rj
The resulting path satisfies the required property. Note that q′l,1 →j
. . .→j q′l,m is a uts.
We thus obtain a transition sequence:
q1 →+ψ(1) . . .→+ψ(l−1) ql →i q′l︸ ︷︷ ︸
A
→ψ(l)+ q′l+1
with ψ(1), . . . , ψ(l − 1) 6= i. Applying the IH to A yields a path:
q1 →i q′1 →+ψ(1) q′2 →+ψ(2) . . . q′l−1 →+ψ(l−1) q′′l︸ ︷︷ ︸
B
Since, q′l ∼={i} q′′l , we also have q′′l →j q′′l+1, by Cor. 3 and i 6= j. This is a uts
under {j}. Since B remains a uts under Tu, the path q′1(→+)nq′l+1 satisfies
the needed property (it is a uts under Tu unionmulti {j}).
q1
q′1 q
′
2 q
′
l−1 q
′′
l q
′′
l+1
→
i
→+ψ(1) . . . →+ψ(l−1) →+j
q2 ql−1 ql ql+1→+ψ(1) . . . →+ψ(l−1) →+j
⇐ q
′
l+1
→
i
q′l
→
i
∼={i
}
→+j
∼={i
}⇐
uts
uts
Definition 9 (Committed transaction sequence (cts)).
A cts under T ⊆ Threads is a sequence of transactions with k ≥ 0:
p = p1 →+ϕ(1) p2 →+ϕ(2) . . .→+ϕ(k) pk+1
such that for all 1 ≤ i ≤ k, we have pi = pi,1 →ϕ(i) . . .→ϕ(i) pi,xi = pi+1 with
1. ϕ(i) ∈ T and p1 ∈ NT ,
2. pi,1 ∈ Nϕ(i),
3. pi,2, . . . , pi,xi−1 ∈ Rϕ(i) ∪ Lϕ(i), and
4. pi,xi ∈ Lϕ(i) ∪Nϕ(i).
Corollary 7. An analogous “splitting” property to the one from Cor. 6 also
holds for cts’s.
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Definition 10 (Open transaction sequence (ots)).
If A is a cts under TA and B is a uts under TB such that A ends in the same
state in which B starts, then the sequence of transactions A ◦ B obtained by
appending B to A is an ots under TA ∪ TB.
We sometimes write AB for A ◦ B. We refer to the cts part of AB by using
states px, px+1 (transactions start/end states), px,y, px,y+1 (internal transitions)
and threads ϕ(x) for a transaction index x and an internal transition index
y (as in Def. 9). Similarly, we refer to the uts part by using states qx, qx+1
(transactions start/end states), qx,y, qx,y+1 (internal transitions) and threads
ψ(x) for a transaction index x and an internal transition index y (as in Def. 8).
Corollary 8. For an ots containing a sub-trace . . . r →i . . . with r /∈ Nj for
j 6= i, the suffix from r does not contain j transitions.
Corollary 9. An analogous “splitting” property to the one from Cor. 6 also
holds for ots’s.
Corollary 10. Every path p →∗i q with p ∈ Ni in a transaction system is an
ots under {i}.
Lemma 5 (From transaction system path to ots).
Let TS be a transaction system and →T ,
⋃
i∈T →i.
Suppose that p →∗T q is a TS path with p ∈ NT , then there exists an ots
p→∗ q′ under T s.t. q′ ∼= q.
Proof. We prove the hypothesis by induction on the length of the path p→∗ q.
The induction hypothesis (IH) is:
For every path p→∗T q with p ∈ NT there is a path
p = p1 →+ϕ(1) p2 . . . pk+1︸ ︷︷ ︸
A
= q1 →+ψ(1) q2 . . . ql →+ψ(l) ql+1︸ ︷︷ ︸
B
such that ql+1 ∼= q, A is a cts under TC , range(ϕ), and B a uts under
TU , range(ψ) (so that AB is an ots under TC ∪ TU ⊆ T ).
For the base case, k = l = 0, take q′ , p = q and the conclusion holds
trivially. Let p →∗ q →i r be the path extension with i, so the IH holds for
p →∗ q. We show that there is an r′ ∼= r and a path p →+ r′ that is an ots
(under TC ∪ TU ∪ {i}).
We do case analysis over the i-phase of q:
q ∈ Ni: It follows that i 6∈ TU , because otherwise we would have q ∈ Ri (by an
inductive argument using the definition of the uts and item 3 of Def. 6, also
needed in the proof of Cor. 8). Using Lemma 4, one can move the transition
to the end of the cts phase:
p1 →+ϕ(1) . . .→ϕ(k) pk+1︸ ︷︷ ︸
cts
→i q′1 →+ψ(1) . . .→+ψ(l) q′l+1︸ ︷︷ ︸
uts
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such that q′l+1 ∼={i} ql+1. Depending on the phase of transition i’s target
state q′1, the transition can either be part of the cts (q
′
1 ∈ Ni or q′1 ∈ Li) or
of the uts (q′1 ∈ Ri). We pick r′ , q′l+1. By Lemma 4, we have r′ ∼={i} r.
The new path has the same transitions as the original path plus i (if i was
not in the path of the induction hypothesis). Hence, the property is satisfied.
q ∈ Li: As in the previous case, we have i 6∈ TU . There is at least one x such
that ϕ(x) = i, otherwise we would have q ∈ Ni (again applying the same
inductive reasoning over the cts prefix path). Let x be largest index for which
ϕ(x) = i, so that→ϕ(x) is the rightmost occurrence of i in the ots. Therefore,
the path has the form:
p1 →+ϕ(1) . . . px →+ϕ(x) px+1 . . .→+ϕ(k) pk+1 = q1
→+ψ(1) . . .→+ψ(l) ql+1 = q →i r.
Using item 3 from Def. 7, one can construct a path
p1 →+ϕ(1) . . .→+ϕ(x−1) px →+ϕ(x) px+1 →i p′x+1 →∗ q′︸ ︷︷ ︸
A
with q′ ∼= r. By Cor. 7, the prefix path including px+1 is a cts, so the prefix
path including p′x+1 is also a cts. Moreover, since by Cor. 9 the original
suffix path px+1 →∗ q is an ots under T ′ for some T ′ ⊆ T \ {i}, the threads
that transit in A are still those in T ′ by virtue of item 3 and Cor. 3. By
contraposition of Cor. 8, we also have px+1 ∈ NT ′ and therefore also p′x+1 ∈
NT ′ (by item 3 of Def. 6 and i /∈ T ′).
Since 1 ≤ x ≤ k, the suffix path A is shorter than the original path. Hence
one can apply the (strong) induction hypothesis to A with T ′ to obtain an
ots under T ′ starting in p′x+1 ∈ NT ′ . This yields an ots under T :
ots under T︷ ︸︸ ︷
p1 →+ϕ(1) . . .→+ϕ(x−1) pt →+ϕ(t) px+1 →i p′x+1 →∗T ′ q′′︸ ︷︷ ︸
ots under T ′
with q′′ ∼= q′. Let r′ , q′′. By transitivity of ∼=, we have r′ ∼= r. Thus the
property is satisfied.
q ∈ Ri: There is at least one x such that ψ(x) = i, otherwise we would have
q ∈ Ni ∪ Li (again applying the same inductive reasoning over the ots). Let
x be the largest index for which ψ(x) = i, so that →ψ(x) is the rightmost
occurrence of i in the ots.
One can then split the path into a cts A under T (Cor. 6), a uts B under
TB ⊆ T and a uts C under TC = T \ TB by Cor. 5:
p1 →+ϕ(1) . . .→ϕ(k) pk+1︸ ︷︷ ︸
A
= q1 →+ψ(1) . . . qx →+ψ(x) q︸ ︷︷ ︸
B
x+1 . . .→+ψ(l) ql+1︸ ︷︷ ︸
C
→i r
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From the above, we have i ∈ TB , but i /∈ TC . Hence, one can apply Lemma 4
to C and i to obtain a uts C ′ under TC (ignore D for now):
p1 →+ϕ(1) . . .→ϕ(k) pk+1︸ ︷︷ ︸
A
=
D︷ ︸︸ ︷
q1 →+ψ(1) . . . qx →+ψ(x) qx+1︸ ︷︷ ︸
B
→i q′x+1 . . .→+ψ(l+1) q′l+1︸ ︷︷ ︸
C′
= r′ ∼=i r
If q′x+1 ∈ Ri, we are done as this path is an ots (under T 3 i). Otherwise, by
repeatedly applying Lemma 4 to the each of the i-transitions qx →+i q′x+1
and D (a path without i), we right-commute all i-transitions to the end of
the cts:
cts under T∪{i}︷ ︸︸ ︷
p1 →+ϕ(1) . . .→ϕ(k) pk+1︸ ︷︷ ︸
A
→+i p′k+1 = q′1 →+ψ(1) . . . q′x︸ ︷︷ ︸
B′
with q′x = q
′′
x+1
∼={i} q′x+1. By Cor. 10, we obtain a new cts B′ under T ∪{i}.
Moreover, by bisimilarity up to i (Cor. 4), we also have a path:
q′′x+1 . . .→+ψ(l+1) q′′l+1︸ ︷︷ ︸
C′′
= r′′, with r′′ ∼=i r′
This path is still a uts under TC , because i /∈ TC . Therefore, the resulting
path p1 →+T r′′ is an ots under T with r′′ ∼=i r by transitivity of ∼=i. This
path satisfies the property.
Since q ∈ Ri unionmulti Li unionmultiNi, our case analysis and proof is complete.
A.2 Dynamic Reduction Theorem
We aim at preserving reachability of error states under the reduction. We require
the following of error states, without loss of generality (e.g. error states can be
implemented using sinks or a monitor process).
Definition 11. Let E , ⋃t Ei be error states in a transaction system, then for
all j 6= i and all k:
1. Ei ⊆ Ni (errors are external states)
2. Ei ‖→i ‖Ei = ∅ (local transitions preserve errors)
3. →i⊆ E2j ∪ Ej
2
(transitions preserves remote (non)errors)
4. ∼=i⊆ E2k ∪ Ek
2
(bisimulations preserve (non)errors)
Corollary 11. If q ∈ Ei for some i in Lemma 5, then also q′ ∈ Ei, owing to
Def. 11 item 4.
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Theorem 2 (reduction of interleavings).
Let TS = (S,→) be a parallel transaction system as in Def. 7 with errors as in
Def. 11 and L , ⋃t Li.
Suppose that p→∗ q, p ∈ N and q ∈ E, then there is p ↪→∗ q′ s.t. q ∼= q′ ∈ E.
Proof. By Lemma 5, the hypothesis implies that there is an ots under Threads:
p = p1(→+Tc)∗pk+1 = q1(→+Tu)∗ql+1 with ql+1 ∼= q and Tc ∪ Tu = Threads.
First, we show that there also is an ots ending in ql+1 with ql+1 /∈ L. We
do this by completing paths that are stuck in the post phase (L), starting with
the thread that gets stuck the first (left-most in the path). Let x be the lowest
index, such that there exists a subpath:
px →+ϕ(x) px+1 →+ϕ(x+1) px+2 with px+1 ∈ Lϕ(x)
Let i , ϕ(x). By item 3 of Def. 6, this subpath must exists when ql+1 ∈ Li.
Hence, by construction, we have px ∈ N (trivially from the cts definition, we have
px ∈ Ni and for j 6= i anything but px ∈ Nj would contradict the assumption
of having chosen the lowest x). Also, by Cor. 8, the suffix from px+1 does not
contain i transitions.
Now we extend the path with i: Li 3 ql+1 →i q′′. This is possible by item 4
of Def. 7. Using again strong induction with the same IH as in the proof of
Lemma 5, we may move the new i transition ‘in place’ as a first step towards
constructing a new ots. Thus using item 3 from Def. 7 and Cor. 3, one can
construct a path:
p1 →+ϕ(1) . . .→+ϕ(x−1) px →+ϕ(x) px+1 →i p′x+1 →∗ q′′′︸ ︷︷ ︸
A
∼= q′′
By Cor. 7, the prefix path including px+1 is a cts, so the prefix path including
p′x+1 is also a cts (by item 1 of Def. 7). Moreover, since by Cor. 9 the original
suffix path px+1 →∗ ql+1 is an ots under T ′ = Threads \ {i}. The threads that
transit in A are still contained in T ′ by virtue of item 3 and Cor. 3. Since px ∈ N ,
we also have px+1, p
′
x+1 ∈ NT ′ (by item 3 of Def. 6 and i /∈ T ′).
Since 1 ≤ x ≤ k, the suffix path A is shorter than the original path. Hence
one can apply the (strong) induction hypothesis to A with T ′ to obtain an ots
under T ′ starting in p′x+1 ∈ NT ′ . This yields a new ots under Threads:
ots under Threads︷ ︸︸ ︷
p1 →+ϕ(1) . . .→+ϕ(x−1) pt →+ϕ(t) px+1 →i p′x+1 →∗T ′ q′′′′︸ ︷︷ ︸
ots under T ′
with q′′′′ ∼= q′′′ ∼= q′′ ∼= ql+1 ∼= q. Because the bisimilarity preserves error states,
we have q′′′′ ∈ E .
We must further have q′x+1 ∈ Li or q′x+1 ∈ Ni (note that the phase may have
changed compared to q′′ by the moving operation). In the former case, we repeat
this process of extending the path with i until q′x+1 ∈ Ni (since the system is
finite this happens eventually). In the latter case, we are done for this i, because
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q′′′′ ∈ Ni. It follows that for all other j /∈ T ′, we also have q′′′′ ∈ Nj . If q′′′′ ∈ L,
we are done showing that there is also an ots path leading to an error without
ending in a post phase. Otherwise, we pick a new left-most x′ and a new i′ to
repeat the process. Because, the number of threads is finite, i′ 6= i and x′ > x
this process eventually terminates.
Let p1(→+Tc)∗pk+1 = q1(→+Tu)∗ql+1 ∈ L be the ots after the above extension.
Since, we reduced the case to an ots where ql+1 /∈ L, it remains to show that
there exists a transaction path ↪→ to some q′ ∈ E . We know that q ∈ Ei ⊆ Ni for
some thread i. Therefore, we have i /∈ Tu and q1 ∈ Ei ⊆ Ni by item 3 of Def. 6.
Also, because ql+1 ∈ L, we have q1 ∈ N . Let q′ , q1 = pk+1. It is easy to show
that the this cts is also a
⋃
i ↪→i path. Hence, the conclusion is satisfied.
The following theorem shows that internal states may just as well be skipped.
This theorem is found in Sec. 4 as Th. 1.
Theorem 3 (Atomic block reduction).
The block-reduced transition relation is defined as:
 i, Ni ‖(↪→i ‖Ni)∗ ↪→i ‖Ni and  ,
⋃
i
 i
There is path p→∗ q, p ∈ N and q ∈ E, then there is p ∗ q′ s.t. q ∼= q′ ∈ E.
Proof. By Th. 2, the premise gives us that there is a transaction path p ↪→∗ q′′
s.t. q ∼= q′′ ∈ E . We induce backwards over that transaction path to show that
it is a block transition path  . Let x be an index s.t. the path contains a
transition px ↪→i px+1 with px /∈ E and px+1 ∈ E . We have px+1 ∈ Ei ⊆ Ni, or
else a contradiction with item 3 (invariance). By definition of →, we also have
px+1 ∈ N and px ∈ NThreads\{i} by invariance. If px = p, we are done since with
p ∈ N this is a block transition ( ). Else either px ∈ Ni, and again we have a
block transition or not. In the first case, we repeat the process until eventually
we hit pz = p with z < x. In the letter case, there exists a y < x s.t. py ∈ N and
all intermediate states in NThreads\{i} by invariance. Clearly, this is also a block
transition step and one can repeat the process until we find some pz = p with
z < y. Taking q′ , px+1 therefore satisfies the induction hypothesis.
Theorem 4 (Th. 1 in the main part). Dynamic transaction reduction is
sound and complete for the reachability of error states.
Proof. Completeness (no error states are missed) follows from Th. 2(/Th. 3).
Soundness (no errors are introduced) follows immediately from the fact that the
reduced transition relation of Def. 7 is a subset of the original transition relation
→ (and the reduced relations of Th. 3 are subsets of the closure of the original
transition relation: →+).
29
A.3 Instrumentation
First, we define sufficient criteria for dynamic moving conditions as a simple
interface to easily design other heuristics. Then we give a formal definition of
the heuristics discussed in Sec. 4.1 and show that they satisfy the critaria.
Definition 12 (Dynamic moving conditions).
A state predicate (a subset of states) cLα is a dynamic left-moving condition for
a CFG edge (l, α, l′) ∈ δi, if for all j 6= i, β ∈ ∆j: (cLα ‖ α−→ i )
←
./ (cLα ‖ β−→ j )
and β−→ j preserves cα = true, i.e. cLα ‖ β−→ j ‖cLα = ∅.
A state predicate cRα is a dynamic right-moving condition for a CFG edge
(l, α, l′) ∈ δi, if for all j 6= i, β ∈ ∆j: (cRα ‖ α−→ i )
→
./ β−→ j .
To formulate the heuristics, we use some basic static analysis on the CFG
similar to e.g. [19, Sec. 3.4]. The relation Conflict on actions (relations on data)
relates dependent actions, i.e., Conflict(α, β) holds if α accesses (reads or writes)
variables that are written by β, or vice versa. The requirement on the imple-
mentation of Conflict is such that:
¬Conflict(α, β) =⇒ α−→ ./ β−→ (7)
We also write Conflict(α) = {β | Conflict(α, β)}.
The conflict relation/function might over-estimate the set of conflicts (see the
implication in Eq. 7) as static analysis can be imprecise. It should be noted that
static analysis runs with a tight constraint on computational resources. Typically,
it is ran once over the syntactical program structure to derive all the aliasing
constraints, and it completes in polynomial time—often quadratic or cubic—
in the input size, much unlike the expensive model checking procedure. The
heuristics we provide deal with the consequental imprecision of static analysis,
by deferring various judgements to the model checker.
To reason over the control flow of the threads, we define location reachability.
Abusing notation slightly, let δ∗i be the transitive and reflexive closure of the CFG
location relation {(l, l′) | ∃α : (l, α, l′) ∈ δi}.
Table 2 provides formalized versions of the heuristics presented in Sec. 4.1.
A static constraint on the CFG defines where each heuristic is applicable as the
table caption describes. Note that the table considers edges of the CFG of a
thread i. For e.g. the dereference of a pointer p, we could write d[d[p]], where
d is a data assignment. For simplicity, we assume that p 6= p’ ensures that
dereferencing these pointers does not conflict, i.e., references may not partly
overlap. However, for clarity, we write c-style expressions, such as *p.
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Table 2: Some heuristics to establish dynamic commutativity conditions for a CFG edge
(la, α, lb) ∈ δi of thread i. As the reachability heuristic is always applicable, it can be consid-
ered used when the restrictions of the other conditions do not hold on the CFGs.
Name Dynamic condition cα and static analysis on α and
⋃
j 6=iGj
Reachability
(for Fig. 4)
The condition creachα ,
∧
j 6=i
∧
l∈L(j)(pcj 6= l) guarantees that re-
mote threads j are not in certain locations l ∈ L(j). The locations
l ∈ Vj considered are all locations that either:
(1) have outgoing edges β conflicting with α, or
(2) can reach another location lβ ∈ Vj through Gj where (1) holds.
Therefore, L(j) is defined as follows:
L(j) ,
{
l ∈ Vj | ∃(lβ , β, l′β) ∈ δj : Conflict(α, β) ∧ (l, lβ) ∈ δ∗j
}
This heuristic can be applied for any action α ∈ ∆i. When there
are no conflicts, one obtains L(j) = ∅ and creachα = true, yield-
ing a static mover through our instrumentation (see Table 3 and
explanations).
Static pointer
dereference
(for Fig. 6)
The condition cderefα is only applicable when α is a pointer derefer-
ence of some pointer p, written here as α = *p (the action might
also be a modifying dereference such as α = *p++ from Fig. 6).
The condition further requires that all potentially conflicting ac-
tions β from other threads j 6= i are also pointer dereferences of
some pointer p’. It guarantees that the pointers:
(1) have a different value p 6= p’, and
(2) the value of p’ is not modified by some thread k 6= i in the
future.
The condition is defined as:
cderefα ,
∧
j 6=i
∧
(β,p’)∈Cj(α)(p 6= p’) ∧
∧
(k,l)∈Fi(p’) pck 6= l.
Here, Cj(α) is the set of all conflicting actions that are pointer
dereferences with their corresponding pointers:
Cj(α) , {(β, p’) | β ∈ Conflict(α) ∩∆j ∧ β = *p’}.
And the set Fi(p’) holds pairs of thread ids k and locations l ∈ Vk,
such that l can reach an action modifying the value of p’:
Fi(p’) , {(k, l) | k 6= i∧∃(lγ , γ, l′γ) ∈ δk, (d, d′) ∈ γ : d[p’] 6= d′[p’]
∧ (l, lγ) ∈ δ∗k}
Note that the condition is restricted to actions α that are pointer
dereferences and that all its conflicting actions β must be pointer
dereferences as well. It is easy to lose the second conjunct of this re-
quirement, by carefully incorporating creachβ in the condition. How-
ever, we did not do so to keep the presentation simple. Our imple-
mentation also only supports the restrictive, simpler version of this
condition, making it less often applicable in real-world programs.
For our examples, however, the simple version sufficed.
Monotonic
atomic
(for Fig. 5)
The condition requires that α and all its conflicting operations
β are CAS checking for the same expected value c, i.e.: α, β =
cas(p, c, x) for some p and x. It is defined as catomicα , (*p 6= c)
and guarantees that the CAS operation won’t write to the location
that p references.
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Lemma 6 (Lemma 1 in the main part).
The conditions in Table 2 are dynamic both-movers (Def. 1).
Proof sketch. We show that all dynamic both-mover constraints from Def. 1 hold
for all three heuristic dynamic moving conditions cα in the table, i.e., for all i,
j 6= i and all α ∈ ∆i, β ∈ ∆j :
– (1) the predicate cα should not be disabled by transition α−→i ,
– (2) the predicate cα should not be disabled by transition β−→j , and
– (3) the actions cα ‖ α−→i and cα ‖ β−→j should (both) commute.
In the following cases, let (lα, α, l
′
α) ∈ δi and (lβ , β, l′β) ∈ δj .
Reachability :
(1) As cα := c
reach
α only refers to control location of j,
α−→i cannot disable
it.
(2) Assume that we have cα ‖ β−→j ‖cα 6= ∅. There are states (pc, d) ∈ cα
and (pc′, d′) /∈ cα such that (pc, d) β−→j (pc′, d′). Clearly, the conjuncts of
cα contain pcj 6= l′β (the first one to be invalidated to make (pc′, d′) /∈ cα).
However, by the additionally required upwards closure of δ∗j enforces that
pcj 6= lβ is also part of cα, contradicting that (pc, d) ∈ cα.
(3) Assume that the condition includes the start location of β: cα = · · · ∧
pcj 6= lβ ∧ . . . . Therefore, cα ‖ β−→j = ∅. This makes commutativity
trivially hold: (cα ‖ β−→j )(cα ‖ α−→i ) = (cα ‖ α−→i )(cα ‖ β−→j ) = ∅.
Now take the complementary assumption. We have β /∈ Conflict(α) and
therefore commutativity.
Static pointer dereferences :
(1) The condition cα := c
deref
α only checks the program counter of other
threads and compares pointer values. As α−→i only dereference one of
those pointers, the transition cannot disable the condition on that ac-
count. Moreover, since the location checks only involve remote threads,
the pc update cannot disable cα either.
(2) This follows from a similar argument as for Reachability Case (2), as
also this heuristic includes the upwards closure of edges changing the
pointer value that is dereferenced. Moreover, since under this closure
the pointer values do not change value, their dereferences can also not
start conflicting.
(3) This follows from a similar argument as for Reachability Case (3).
Monotonic atomic :
(1) As cα := c
atomic
α ensures that the expected value check of the compare
and swap operation fails, no write will occur and cα remains enabled
after α.
(2) For all states σ ∈ cα, it holds that there is no β-transition to a state
σ′ /∈ cα, as the only conflicting operations with α are compare and swap
operations that check for the same constant value. Since the expected
value of those CAS operations does not agree with the pointer derefer-
ence, these operations cannot conflict with it.
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Table 3: Instrumentation with dynamic right/left movers
Gi , (Vi, δi) V ′i , δ′i in G′i (pictured)
R0 ∀la ∈ Vi : lNa lRa lLa lR′a lL
′
a
R1 ∀ (la, α, lb) ∈ δi : lNa
lRb
lLb
c
R
α
‖α
¬cRα ‖α
R2 ∀ (la, α, lb) ∈ δi : lR′a
lRb
lLb
c
R
α
‖α
¬cRα ‖α
R3 ∀la ∈ Vi : lRa lR′a
true
R4 & R5 ∀la ∈ Vi \ LFS i : lLa
lL
′
a
lNa
c
L
α1
∧ .. ∧ c
L
αn
¬(cLα1 ∧ .. ∧ cLαn )
lLb1
. . .
lLbn
with (la, α1, lb1) , ..
, (la, αn, lbn) ∈ δi
α1
αn
R6 ∀la ∈ LFS i : lLa lNa
true
(3) Follows from a similar argument as in Case 2.
Corollary 12.
The conditions in Table 2 are dynamic left and right movers (Def. 12).
Proof. Def. 1 is stronger than the conjunction of dynamic left and right movers
from Def. 12 (taking cLα = c
R
α = cα).
(Note that the proof of Th. 5 uses Def. 12, but also holds with the stronger
Def. 1 —a hint is provided in the figure in the proof of Th. 5 case Def. 7.2.R1.
This is because in addition to a stronger commutativity condition, which also
requires that (cα ‖ α−→i )
→
./ (cα ‖ β−→j ), it also requires that cα ‖ α−→i ‖cα.)
Let Gi = (Vi, δi) be the CFG for thread i. We transform this into an in-
strumented CFG G′i , (V ′i , δ′i) by copying all locations la ∈ Vi to pre-commit,
post-commit, and external locations: lRa , l
L
a , l
N
a , as well as introducing intermedi-
ate states (see Sec. 4.2). The edges in the instrumentation G′i as given in Table 3.
Note that all discussion on the instrumentation from the main paper holds here
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as well, and additionally we distinguish here between dynamic left/right/both-
moving conditions. They are defined in the same way as dynamic both-moving
conditions Def. 1 by replacing the commuting condition to left/right-commuting
for left/right-moving conditions.
Theorem 5 (Lemma 3 in the main part). Let → be the transition relation
of an instrumented system.3 Let:
Ei ,
{
(pc, d) | pci ∈ {lNsink, lRsink, lLsink}
}
(Error)
Ri ,
{
(pc, d) | pci ∈ {lR, lR
′}} \ Ei (Pre-commit)
Li ,
{
(pc, d) | pci ∈ {lL, lL
′}} \ Ei (Post-commit)
Fi ,
{
(pc, d) | pci ∈ {lN}
} \ Ei (Ext./non-error)
Ni , Fi unionmulti Ei (External)
We define an equivalence relation ∼=i over the locations
∼=i,
{
(lX , lY ) | l ∈ Vi ∧X,Y ∈ {L,R}
}∪{
(lX , lY ) | ∃l ∈ Vi : X,Y ∈ {R′, L′, N}
}
and lift it to semantic states:
∼=i,
{
((pc, d), (pc′, d′)) | d = d′ ∧ pci ∼=i pc′i
∧ ∀j 6= i : pcj = pc′j
}
.
We show that Def. 6, Def. 7 and Def. 11 hold.
Proof. We show that all five conditions of Def. 6 are satisfied:
1. By definition, Ri, Li and Ni are pair-wise disjoint.
2. By definition, all Vi are pairwise disjoint.
3. By definition of →i, the phases of j 6= i remain the same.
4. By definition of ∼=i, equivalent states must have the same phase for all j 6= i.
5. Let (pca, da) ∼=i (p¯ca, d¯a) and (pca, da) → (pcb, db). We show that there is
some (p¯cb, d¯b) such that (p¯ca, d¯a)→ (p¯cb, d¯b) and (pcb, db) ∼=i (p¯cb, d¯b).
We have some j s.t. (pca, da) →j (pcb, db). If j 6= i then pcai = pcbi and
the hypothesis holds trivially from the definitions (because pcaj = p¯c
a
j and
pcai = pc
b
i together with p¯c
a
i = p¯c
b
i ).
Otherwise, pcai
∼=i p¯cai and d¯a = da. We inspect all possible CFG edges in
the instrumentation.
R1: We have pcai = l
N for some l ∈ Vi then we have either pcb = pca[i := lR]
or pcb = pca[i := lL] where lR and lL are bisimilar. Moreover, we have
db = α(da) where α(da) is the result of applying action α on da.
3Within this theorem only, to simplify writing we use →, δ, Vi instead of →′, δ′i, V ′i .
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(pca, da) (pcb, db)→j
(p¯ca, da)
∼=
i
(p¯cb, d¯b)→j
∼=
i
pcai = l
N
a pc
b
i ∈ {lRa , lLa }
p¯cai ∈ {lNa , lR
′
a , l
L′
a } p¯cbi =?, d¯b =?
⇒
For all values of p¯cai , we show that there exists a (p¯c
b, d¯b) satisfying the
hypothesis.
R1: lNa : Trivially, as (pc
a, da) = (p¯ca, d¯a).
R2: lR
′
a : As before, all target states are bisimilar. Now we have either
p¯cbi = l
R
b or p¯c
b
i = l
L
b . Nonetheless, it holds that (p¯c
b, d¯b) ∼=i (pcb, db).
R4,5: lL
′
a : Since, for all (la, β, lb) ∈ δi there is a (lL
′
a , β, l
L
b ) ∈ δ′i, there is also
(lL
′
a , α, l
L
b ) ∈ δ′i. After this edge, we have d¯b = α(d¯a) = α(da) = db,
and also (p¯cb, d¯b) ∼=i (pcb, db).
In all cases, it follows that (pcb, db) ∼=i (p¯cb, d¯b).
R2: We have pcai is l
R′ , and a similar argument can be used as for R1.
R3: We have pcai is l
R, pcbi is l
R′ and da = db. Bisimilarity pca ∼=i p¯ca gives
us three cases for pcai :
R3: pcai = p¯c
a
i and d¯
b = db follows trivially.
R4,5: pcai = l
L, because either edge of R4,5 is taken and neither performs
an action, we get d¯b = db and p¯cbi = pc
b[i := lL
′
] or p¯cbi = pc
b[i :=
lN ].
R5: pcai = l
L, because both edges (R3 and R5) perform no action and
are always enabled, we get d¯b = db and p¯cbi = pc
b[i := lN ].
In all cases, it follows that (pcb, db) ∼=i (p¯cb, d¯b).
R4,5: If pcai is l
L with l /∈ LFS i, then we have:
(pca, da) (pcb, db)→j
(p¯ca, da)
∼=
i
(p¯cb, d¯b)→j
∼=
i
pcai = l
L
a pc
b
i ∈ {lL
′
a , l
N
a }
p¯cai ∈ {lRa , lLa } p¯cbi =?, d¯b =?
⇒
Since pcbi ∈ {lL
′
a , l
N
a }, it must be the case that p¯cbi ∈ {lNb , lL
′
b , l
R′
b } ac-
cording to Table 3. By definition, we have lL
′
a
∼=i lNa ∼=i lR
′
b . None of
the actions from above edges modifies any data. Hence, we also have
da = db = d¯a = d¯b. Thus, we may conclude that (p¯cb, d¯b) ∼=i (pcb, db).
R6: If pcai is l
L and l ∈ LFS i, we may apply a similar argument as for R3.
We show that all four conditions of Def. 7 are satisfied using the bisimulations
established above for all i and j 6= i:
1. Since the instrumentation doesn’t contain any edge from some lL, lL
′ ∈ V ′i
to some lR, lR
′ ∈ V ′i , this condition is fulfilled by the definition of →i.
2. We look at all CFG edges ending in locations that constitute states (pc, d) ∈
Ri and see if the edges are indeed right-movers up to ∼=j . Note that we
reason separately over transitions and their actions, since the actions might
commute, but the transitions may not perfectly commute if they end up
taking a different branch of the instrumentation (e.g. see R1, R2, R4 and R5
in Table 3). Within this case and the next case only, we use →′, δ′i, V ′i , G′i
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again to refer to the instrumented CFG to distinguish it from its original
→, δ, Vi, Gi.
R1 We have pci = l
R
a : Only G
′
i-edges
cRα ‖α−−−→ ′i reach the lRa location (with
cRα ‖α−−−→ ′i = cRα ‖ α−→i ′i). Let σ1 c
R
α ‖α−−−→ iσ2 with ∃d : σ2 = (pc, d). Also let
σ2 β−→ ′jσ3. Indeed, only a path σ1 c
R
α ‖α−−−→ iσ2 β−→ ′jσ3 fulfills the premise of
the right-moving condition (recall Eq. 1). Now we show that its conclu-
sion is satisfied up to ∼=i, by returning our attention to the properties
that hold in the original CFG Gi.
By Def. 1, we have that α−→i preserves cRα with cα = cRα . Therefore, we
also obtain σ2 ∈ cRα and the valid path refinement σ1 c
R
α ‖α−−−→ ′i σ2 c
R
α ‖β−−−→ ′j σ3
in the instrumented system (occurrences of control locations in cRα need
to be updated to refer to all of their counterparts in the instrumented
system). By Def. 1, we therefore also have
cα ‖α−−−→i
→
./ β−→j ,
It remains to show that the side effects of the pc update in the instru-
mented system preserve commutativity up to ∼=j . Sec. A.4 shows that
the other thread j might lose its phase in the moving process, because
it might be in a location lL, lN or lR
′
and R1, R2, R3 or R4 of Table 3
could be forced in a different branch. The location of i however remains
unaffected.
Therefore, we have
cα ‖α−−−→ ′i
→
./j β−→ ′j :
σ1
σ2
c
Rα
‖α
−−−→
′i
σ3β−→ ′j
σ′2β−→ ′j
σ′3
c R
α ‖α−−−→ ′
i
cRα 3
cRα 3
⇒
∼=j
R2 We again have pci = l
R
a and can apply a similar argument as for R1.
R3 We have pci = l
R′
a : The action associated with the edge performs no
state modification and is always enabled. It is therefore a both-mover.
Because the edge is an internal edge added by our instrumentation, i.e.
from original location la (copied to l
R
a ) to la (copied to l
R′
a ), the condi-
tional movers of other threads cannot detect it and the corresponding
transition is a (perfect) both-mover, i.e., up to ∼={}.
As Def. 1 is stronger than both the left and the right mover case in Def. 12,
this proof also holds for the latter.
3. Similarily, we look at all the edges from locations constituting states (pc, d) ∈
Li and show that they are left-mover up to ∼={i,j}. Note again that we rea-
son separately over transitions and there actions. Within this case and the
previous case only, we use →′, δ′i, V ′i , G′i again to refer to the instrumented
CFG to distinguish it from its original →, δ, Vi, Gi.
R4 We have pci = l
L
a : There are only two edges leaving this l
L
a location
(la /∈ LFS i). Because it is always possible to take one of the edges to
either lNa or l
L′
a and both target locations are bisimilar, and, since the
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edges do not change the state, nor can together be disabled, the edges
left move up to ∼=i.
Because the edge is an internal edge added by our instrumentation, i.e.
from original location la (copied to l
L
a ) to la (copied to l
L′
a or l
N
a ), the con-
ditional movers of other threads cannot detect it and the corresponding
transition is a both-mover up to ∼=i.
R5 We have pci = l
L′
a : For each G
′
i-edge
cLα ‖α−−−→ ′i leaving this location, we
show that it is a left mover up to ∼={i,j}. Let σ2 c
L
α ‖α−−−→ ′iσ3 with ∃d : σ2 =
(pc, d). Also let σ1 β−→ ′jσ2. Indeed, only a path σ1 β−→ ′jσ2 c
L
α ‖α−−−→ ′iσ3 fulfills
the premise of the left-moving condition (recall the dual of Eq. 1). Now
we show that its conclusion is satisfied up to ∼={i,j}.
Because pci = l
L′
a , we also have pc
′
i = l
L′
a with ∃d′ : σ1 = (pc′, d′).
Therefore, there must be a path σ
cLα1
∧..∧cLαn−−−−−−−→ ′iσ′(→′)∗σ1, i.e., including
the action of the positive branch of R4 whose guard is a conjunction of
dynamic left-moving conditions including the dynamic left mover for α.
By Def. 1, we obtain σ1 ∈ cLα with cLα = cα, as the dynamic left-moving
condition may not be disabled by remote threads j 6= i. Therefore, we
can safely refine β−→ ′j to cLα ‖ β−→ ′j . Also by Def. 1, we therefore also
have that
cLα ‖α−−−→i
←
./ β−→j .
It remains to show how the pc change in the instrumented system pre-
serves the commutativity up to ∼={i,j}. Again refer to Sec. A.4 for an
overview of all possibilities. However, because only i and j are involved
in the move, only those two threads could change phase. Therefore, it is
easy to see that
cLα ‖α−−−→i
←
./{i,j} β−→j is met.
σ1 σ2β−→ ′j
σ3
c L
α ‖α−−−→ ′
i
σ′2
c
Lα
‖α
−−−→
′i
σ′3β−→ ′j
cLα 3
⇒
∼={i,j}
R6 By a similar argument as for case R3 (Condition 2 of Def. 7), this edge
is a perfect both-mover.
As Def. 1 is stronger than both the left and the right mover case in Def. 12,
this proof also holds for the latter.
4. Because we require for every cycle in the CFGi that there is at least one
state in the location feedback set LFSi, we know that there is no cycle in
CFG′i such that every location is an Li-state.
We show that all two conditions of Def. 11 are satisfied:
1. Because
{
lNsink, L
L
sink, l
R
sink
} ⊆ Ni, we have Ei ⊆ Ni.
2. By assumption, there is no transition from a sink state to a non-sink state,
so all states following an error state are error states as well.
3. Same argument as before.
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4. Because sink locations are only ∼=i-equivalent to other sink locations, the
simulation preserves error states.
This proves the hypothesis.
Lemma 7 (Lemma 2 in the main part). An error state is →-reachable in
the original system iff an error state is→′-reachable in the instrumented system.
Proof. Actually, a more general statement holds (in the left-to-right direction):
If (pc0, d0) →∗ (pcn, dn) in the original system C, then there is an annotated
state with the same data value (p¯cn, dn) such that (p¯c0, d0)→′∗ (p¯cn, dn) in the
instrumented system C ′ and moreover, for all i, p¯cn,i = pc
X
n,i for X ∈ {R,L,N}.
Here, (p¯c0, d0) is the initial state of the instrumented system, i.e., p¯c0,i = pc
N
0,i.
We prove this property by induction on the length of the path in the original
system (n).
For a path of length 0, we have (pcn, dn) = (pc0, d0) and the statement holds
for (p¯cn, dn) = (p¯c0, d0). Assume the statement holds for a path of length n, and
assume (pc0, d0) →∗ (pcn+1, dn+1) in the original system via a path of length
n+ 1. Then there is a state (pcn, dn) such that (pc0, d0)→∗ (pcn, dn) via a path
of length n and (pcn, dn) → (pcn+1, dn+1) in C. By the inductive hypothesis,
(p¯c0, d0)→′∗ (p¯cn, dn) in the instrumented system C ′ such that, for all i, p¯cn,i =
pcXn,i for X ∈ {R,L,N}. Let j and α be such that (pcn, dn)→ (pcn+1, dn+1) due
to pcn,j
α→j pcn+1,j and (dn, dn+1) ∈ α. Inspecting the instrumented edges, we
see that there is always an annotated state (p¯cn+1, dn+1) with p¯cn+1 = p¯cn[j :=
pcYn+1] for some Y ∈ {R,L} and a path (of length one or two) (p¯cn, dn) →′∗
(p¯cn+1, dn+1), which proves the inductive step.
Now, for the left-to-right direction of our lemma, we only need to note that if
(pcn, dn) is an error state in the original system, then (p¯cn, dn) is an error state
in the instrumented system.
Similarly, for the opposite direction, we first note that if (p¯co, d0)→′∗ (p¯cn, dn)
and (p¯cn, dn) is an error state, then without loss of generality we can assume
that for all i, p¯cn,i = l
X
i for X ∈ {R,L,N}. The reason is that if this is not the
case, i.e., if there is an intermediate location at some position i, then there is
an internal edge (without an action) that eventually brought us in this location.
The source of the corresponding internal transition is a state as required, and
we can always extract a shorter path with the required property.
Now, we can prove by induction on n, the number of actions in (p¯co, d0)→′∗
(p¯cn, dn), that there is a path (pc0, d0) →∗ (pcn, dn) in the original system C
with (pcn, dn) being an error state. Actually, we prove that the statement holds
for pcn = strip(p¯cn) where strip(p¯cn)i = li iff p¯cn,i = l
X
i for X ∈ {R,L,N}.
For n = 0, the statement holds. Assume it holds for n and consider (p¯co, d0)→′∗
(p¯cn+1, dn+1) via n+ 1 actions, where the target state has no intermediate loca-
tions. Then, again without loss of generality, we can assume that (p¯co, d0) →′∗
(p¯cn, dn) via n actions, and (p¯cn, dn) has no intermediate locations, and (p¯cn, dn)→′∗
(p¯cn+1, dn+1) in at most two steps (one optional internal/conditional step and
one action). This last property is due to the bisimilarity in the proof of Th. 5.
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If the internal/conditional step does not immediately precede the last action,
then (1) if the conditional is enabled, then this step can move to the right, right
before the last action; (2) if the conditional is disabled, then there an inter-
nal/conditional step for the same action that is enabled and leads to a bisimilar
state (recall that bisimilarity preserves error states). By the inductive hypoth-
esis, from (p¯co, d0) →′∗ (p¯cn, dn) via n actions, we get a path (pc0, d0) →∗
(pcn, dn) performing n actions, and from (p¯cn, dn) →′∗ (p¯cn+1, dn+1) in (at
most) two steps, and the shape of the instrumentation, we get a step (pcn, dn)→
(pcn+1, dn+1) with pcn+1 = strip(p¯cn+1).
A.4 With Instrumentation, Left/Right Moving Affects Phases
The following composition of left/right moving with in presence of dynamic
movers is exhaustive and refers to the rows in Table 3.
Left mover i, when j becomes dynamically right / left moving by R1,2 and R4,5:
σ1 σ2
σ3
→
i
→j
σ4 σ′3
→
i
→j
Li,Lj 3
Rj 3
∈ Li,Lj
∈ Lj
∈ Rj
∼=j
σ1 σ2
σ3
→
i
→j
σ4
→
i
σ′3→j
Li,Lj 3
Lj 3
∈ Li,Nj
∈ Nj
∈ Lj
∼=j
Right mover i, when j becomes dynamically non-right / non-left moving by R1,2
and R4,5:
σ1
σ2 σ3→j
→
i
σ4
σ′3
→j →
i
Lj 3
∈ Ri,Rj
∈ Lj
∈ Ri,Rj
∼=j ∈ Lj
σ1
σ2 σ3→j
→
i
σ4→j
σ′3
→
i
Lj 3
Ri,Lj 3
∈ Nj
∈ Lj
∈ Ri,Nj∼=j
Right mover i, when i remains dynamic right mover by R1,R2 and a left mover
i when i itself loses dynamic left-movability (for the next transition) by R4,5:
σ1
σ2 σ3→j
→
i
σ4
σ′3
→j →
i
Ri 3
∈ Ri
∈ Ri
=
σ1 σ2
σ3
→
i
→j
σ4
→
i
σ′3→j
Li 3
Ni 3
∈ Li
∈ Li
∈ Ni
∼=i
We conclude that the instrumentations allows other threads j to lose their
phase (end up in a different location) when a transition of i is moved to the
right (over j) in a global trace. On the other hand, when i moves a transition
to the left over j, both i and j could change their phase. This explains why
Def. 7 defines the commutativity the way it does, to wit: (→i ‖Ri) →./j→j and
(Li ‖→i) ←./{i,j}→j . Note that we have equality for all threads k 6= i, j (not
participating in the move) from the definition of ∼=i,j .
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